We are seeking a highly experienced Staff Engineer - Design Verification to lead the design verification of next-generation high-speed interconnect IPs and SoCs. The ideal candidate brings deep expertise in PCIe, CXL, Ethernet, UCIe protocols and advanced SystemVerilog/UVM methodologies, driving verification strategy, execution, and innovation across complex projects.