As our Lead Performance architect, you'll drive the architectural configuration, system-level simulation, and PPA optimization of the chiplet by using industry-standard ESL tools and/or developing in-house tools to integrate and calibrate high-speed I/O IPs such as PCIe, UCIe and Ethernet as well as NoC fabric into a system.