We are looking for an on-chip SoC Interconnect micro-architect and design lead for chiplet based high-performance Compute and AI silicon development. You will define on-chip fabric topologies connecting multiple subsystems and specify the data-path fabric for high-bandwidth routes: bandwidth provisioning, pipeline depth, buffering strategy, and back-pressure propagation.