Develop and execute mixed-signal verification plans for high-current IVR designs. Build and maintain analog behavioral models (Verilog-A / SystemVerilog real-number modeling) for power stages, integrated inductors, PDN, and analog blocks, and perform analog-digital co-simulation using industry-standard tools.